CareerPlanSign in

Principal Physical verification Engineer

India, Bangalore, RMZ💼 Full-time🗓 2026-05-27 → 2026-09-29

Core

Own full-chip signoff for advanced SoC/ASIC designs, ensuring first-time-right silicon from block-level checks to tape-out.

Role type

Principal Physical Verification Engineer

Builds

Production-ready GDS for complex SoCs/ASICs

Domain

Semiconductor physical design and verification

Sourced via workday · Listed on CareerPlan, which tracks 854,000+ jobs from 20+ sources.